library ieee;
use ieee.std_logic_1164.all;
entity my_and is
port (a, b : in std_logic;
c : out std_logic);
end my_and;
architecture my_and_arc of my_and is
begin
c <= a and b;
end my_and_arc;
Subscribe to:
Post Comments (Atom)
-
Queue is a variable size, ordered collection of homogeneous elements which can grow and shrink. The size of a queue is variable similar to ...
-
Modports in SystemVerilog are used to restrict interface access within a interface. The keyword modport indicates that the directions are ... -
Q31: What is virtual sequencer and virtual sequence in UVM? A virtual sequencer is a sequencer that is not connected to a driver itsel...
-
Formal Definition The Value change dump (VCD) file contains information about any value changes on the selected variables. Simplified Synt...
-
Formal Definition Signal is an object with a past history of values. A signal may have multiple drivers, each with a current value and proj...
No comments:
Post a Comment
Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.