Applying similar concept of AND gate using 2:1 MULTIPLEXER, make either of input A or B as select line of MUX, connect other input to 0th input line. 1st input of the MUX is always tied to logic 1.
Subscribe to:
Post Comments (Atom)
-
One of our colleagues always had to struggle with the Verilog / SystemVerilog syntax. Whenever he opens a .sv file he needs to set the synta... -
For the past 30 years, the combined annual Symposia on VLSI Technology and Circuits have provided an opportunity for the world’s top d... -
Very often we come across questions from VLSI engineers that "Which scripting language should a VLSI engineer should learn?". Well... -
Think of a plug-in with which you can do the following while coding a Perl script: Auto addition of file header Easy addition of function/fr...
No comments:
Post a Comment
Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.