VHDL allows the designer to describe systems at various levels of abstraction. As such, timing and delay information may not always be included in a VHDL description.
A delta (or delta cycle) is essentially an infinitesimal, but quantized, unit of time. The delta delay mechanism is used to provide a minimum delay in a signal assignment statement so that the simulation cycle described earlier can operate correctly when signal assignment statements do not include explicitly specified delays. That is:
1) all active processes can execute in the same simulation cycle
2) each active process will suspend at wait statement
3) when all processes are suspended simulation is advanced the minimum time necessary so that some signals can take on their new values
4) processes then determine if the new signal values satisfy the conditions to proceed from the wait statement at which they are suspended
Featured post
Top 5 books to refer for a VHDL beginner
VHDL (VHSIC-HDL, Very High-Speed Integrated Circuit Hardware Description Language) is a hardware description language used in electronic des...
Saturday, 13 October 2012
VHDL- Delta Delay
Subscribe to:
Post Comments (Atom)
-
This is in continuation of our previous post on Low Power Design Techniques , where we learned about different types of strategies used to...
-
Static timing analysis verifies circuit timing by “ adding up propagation delays along paths between clocked elements ” in a circuit. It c...
-
Formal Definition An interface constant declared in the block header of a block statement, a component declaration, or an entity declaratio...
-
Formal Definition Delays can be specified for minimum, typical, and maximum propagation times. Simplified Syntax # (min:typ:max) # (min:t...
-
Definition: The action of a wait statement when the conditions for which the wait statement is waiting are satisfied. Description A susp...
No comments:
Post a Comment
Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.