Featured post

Top 5 books to refer for a VHDL beginner

VHDL (VHSIC-HDL, Very High-Speed Integrated Circuit Hardware Description Language) is a hardware description language used in electronic des...

Saturday, 13 October 2012

VHDL-Inertial Delay

VHDL-Inertial_Delay

The keyword INERTIAL may be used in the signal assignment statement to specify an inertial delay, or it may be left out because inertial delay is used by default in VHDL signal assignment statements which contain “after” clauses.

If the optional REJECT construct is not used, the specified delay is then used as both the ‘inertia’ (i.e. minimum input pulse width requirement) and the propagation delay for the signal. Note that in the example above, pulses on Input narrower than 10ns are not observed on Output.

Get free daily email updates!

Follow us!

at
Labels: ,

No comments:

Post a Comment

Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.

Subscribe to: Post Comments (Atom)
  • 8-bit Micro Processor
    This is 8-bit microprocessor with 5 instructions. It is based on 8080 architecture. This architecture called SAP for Simple-As-Possible comp...
  • Latch Up In CMOS
    What is latch up in CMOS design and ways to prevent it? A Problem which is inherent in the p-well and n-well processes is due to relativel...
  • Finite State Machine (FSM) Coding In VHDL
    There is a special Coding style for State Machines in VHDL as well as in Verilog. Let us consider below given state machine which is a “...
  • UPF - Unified Power Format
    This is in continuation of our previous post on  Low Power Design Techniques , where we learned about different types of strategies used to...
  • Myths of Verilog Case Statement
    case, caseZ, caseX …..!!!! it use to be very confusing for me to differentiate between these three and i use to think that whats the need of...