Featured post

Top 5 books to refer for a VHDL beginner

VHDL (VHSIC-HDL, Very High-Speed Integrated Circuit Hardware Description Language) is a hardware description language used in electronic des...

Saturday, 13 October 2012

VHDL-Inertial Delay

VHDL-Inertial_Delay

The keyword INERTIAL may be used in the signal assignment statement to specify an inertial delay, or it may be left out because inertial delay is used by default in VHDL signal assignment statements which contain “after” clauses.

If the optional REJECT construct is not used, the specified delay is then used as both the ‘inertia’ (i.e. minimum input pulse width requirement) and the propagation delay for the signal. Note that in the example above, pulses on Input narrower than 10ns are not observed on Output.

Get free daily email updates!

Follow us!

at
Labels: ,

No comments:

Post a Comment

Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.

Subscribe to: Post Comments (Atom)
  • UPF - Unified Power Format
    This is in continuation of our previous post on  Low Power Design Techniques , where we learned about different types of strategies used to...
  • Generic
    Formal Definition An interface constant declared in the block header of a block statement, a component declaration, or an entity declaratio...
  • Simulation Control Tasks
    Formal Definition Simulation control tasks allow you to stop or quit simulation. Simplified Syntax $ stop [(n)] ; $finish [(n)] ; Descri...
  • FPGA design heads into the Cloud computing
    From online payments and electronic banking transactions to organizing company documents and mission-critical supply chain management system...
  • Verilog Module structure
    Below code gives basic structure of a verilog module module M (P1, P2, P3, P4); input P1, P2; output [7:0] P3; inout P4; reg [7:0] R1, M1...