The keyword INERTIAL may be used in the signal assignment statement to specify an inertial delay, or it may be left out because inertial delay is used by default in VHDL signal assignment statements which contain “after” clauses.
If the optional REJECT construct is not used, the specified delay is then used as both the ‘inertia’ (i.e. minimum input pulse width requirement) and the propagation delay for the signal. Note that in the example above, pulses on Input narrower than 10ns are not observed on Output.
Featured post
Top 5 books to refer for a VHDL beginner
VHDL (VHSIC-HDL, Very High-Speed Integrated Circuit Hardware Description Language) is a hardware description language used in electronic des...
Saturday, 13 October 2012
VHDL-Inertial Delay
Subscribe to:
Post Comments (Atom)
-
Today India is home to some of the finest semiconductor companies in the world. The semiconductor companies in India are reputed across t...
-
Static timing analysis verifies circuit timing by “ adding up propagation delays along paths between clocked elements ” in a circuit. It c...
-
Counters are generally made up of flip-flops and logic gates. Like flip-flops, counters can retain an output state after the input condition...
-
Below written VHDL code is for 4x1 multiplexer using when-else statement. LIBRARY IEEE; USE IEEE.std_logic_1164.ALL; ENTITY mux IS PORT (...
-
The semiconductor industry's transition to making chips on 450-millimeter wafers is better described as a "transformation," J...




No comments:
Post a Comment
Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.