Featured post

Top 5 books to refer for a VHDL beginner

VHDL (VHSIC-HDL, Very High-Speed Integrated Circuit Hardware Description Language) is a hardware description language used in electronic des...

Saturday, 13 October 2012

VHDL-Transport Delay

VHDL-Transport Delay

VHDL-Transport Delay
The keyword TRANSPORT must be used to specify a transport delay.

Transport delay is the simplest in that when it is specified, any change in an input signal value may result in a new value being assigned to the output signal after the specified propagation delay.

Note that no restrictions are specified on input pulse widths. In this example, Output will be an inverted copy of Input delayed by the 10ns propagation delay regardless of the pulse widths seen on Input .

Get free daily email updates!

Follow us!

at
Labels: ,

No comments:

Post a Comment

Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.

Subscribe to: Post Comments (Atom)
  • SystemVerilog Modports
    Modports in SystemVerilog are used to restrict interface access within a interface. The keyword modport indicates that the directions are ...
  • UVM Interview Questions - 5
    Q31: What is virtual sequencer and virtual sequence in UVM? A virtual sequencer is a sequencer that is not connected to a driver itsel...
  • Value Change Dump (VCD) File
    Formal Definition The Value change dump (VCD) file contains information about any value changes on the selected variables. Simplified Synt...
  • 4-bit Synchronous “up” Counter
    Examining the four-bit binary count sequence, another predictive pattern can be seen. Notice that just before a bit toggles, all preceding b...
  • Cyclic Redundancy Check - CRC
    CRC Example   Error detection is an important part of communication systems when there is a chance of data getting corrupted. Whether it’s ...