The keyword TRANSPORT must be used to specify a transport delay.
Transport delay is the simplest in that when it is specified, any change in an input signal value may result in a new value being assigned to the output signal after the specified propagation delay.
Note that no restrictions are specified on input pulse widths. In this example, Output will be an inverted copy of Input delayed by the 10ns propagation delay regardless of the pulse widths seen on Input .
Featured post
Top 5 books to refer for a VHDL beginner
VHDL (VHSIC-HDL, Very High-Speed Integrated Circuit Hardware Description Language) is a hardware description language used in electronic des...
Saturday, 13 October 2012
VHDL-Transport Delay
Subscribe to:
Post Comments (Atom)
-
Today India is home to some of the finest semiconductor companies in the world. The semiconductor companies in India are reputed across t...
-
Static timing analysis verifies circuit timing by “ adding up propagation delays along paths between clocked elements ” in a circuit. It c...
-
Counters are generally made up of flip-flops and logic gates. Like flip-flops, counters can retain an output state after the input condition...
-
Below written VHDL code is for 4x1 multiplexer using when-else statement. LIBRARY IEEE; USE IEEE.std_logic_1164.ALL; ENTITY mux IS PORT (...
-
The semiconductor industry's transition to making chips on 450-millimeter wafers is better described as a "transformation," J...




No comments:
Post a Comment
Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.