Featured post

Top 5 books to refer for a VHDL beginner

VHDL (VHSIC-HDL, Very High-Speed Integrated Circuit Hardware Description Language) is a hardware description language used in electronic des...

Saturday, 13 October 2012

VHDL-Transport Delay

VHDL-Transport Delay

VHDL-Transport Delay
The keyword TRANSPORT must be used to specify a transport delay.

Transport delay is the simplest in that when it is specified, any change in an input signal value may result in a new value being assigned to the output signal after the specified propagation delay.

Note that no restrictions are specified on input pulse widths. In this example, Output will be an inverted copy of Input delayed by the 10ns propagation delay regardless of the pulse widths seen on Input .

Get free daily email updates!

Follow us!

at
Labels: ,

No comments:

Post a Comment

Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.

Subscribe to: Post Comments (Atom)
  • UPF - Unified Power Format
    This is in continuation of our previous post on  Low Power Design Techniques , where we learned about different types of strategies used to...
  • Blocking and Non-Blocking Assignment
    keysymbols : =, <=. Blocking (the = operator) With blocking assignments each statement in the same time frame is executed in sequential ...
  • 8-bit Micro Processor
    This is 8-bit microprocessor with 5 instructions. It is based on 8080 architecture. This architecture called SAP for Simple-As-Possible comp...
  • Comments
    Formal Definition Comments provide a means of describing or documenting a model. Simplified Syntax // a single line with comments /* mult...
  • Understanding real, realtime and shortreal variables of SystemVerilog
    This post will help you to understand the difference between real, realtime and shortreal  data types of SystemVerilog and its usage. ...