Xilinx enables C programmable FPGAs

The Vivado Design Suite 2013.1 includes a new IP-centric design environment designed to accelerate system integration, and a set of libraries to accelerate C/C++ system-level design and high-level synthesis (HLS). The update provides a workflow that does not dictate how a design team works.

Users of Vivado HLS can access video processing functions integrated into an OpenCV environment for embedded vision running on the dual-core ARM processing system.

It delivers, says Xilinx, up to a 100X performance improvement of existing C/C++ algorithms through hardware acceleration.

Read more…

Get free daily email updates!

Follow us!