Featured post

Top 5 books to refer for a VHDL beginner

VHDL (VHSIC-HDL, Very High-Speed Integrated Circuit Hardware Description Language) is a hardware description language used in electronic des...

Thursday, 14 February 2013

How and why DDR4 timing is important

DDR4-RAMJEDEC's DDR4 DRAM standard is compatible with 3DIC architectures and is capable of data transfer rates up to 3.2 gigatransfers per second, Kristin Lewotsky notes in this article. "We've got a broad  population of folks who really haven't had the time or the business need to learn about DDR4," says Perry Keller of Agilent Technologies. "What we hope to do is familiarize them with DDR4: What it is, why it exists, what it can bring to their products, and how to do something practical with it." EE Times

at
Labels: , , , , ,

No comments:

Post a Comment

Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.

Subscribe to: Post Comments (Atom)
  • Latch Up In CMOS
    What is latch up in CMOS design and ways to prevent it? A Problem which is inherent in the p-well and n-well processes is due to relativel...
  • UVM Interview Questions
    Q1: What is UVM? What is the advantage of UVM? Ans: UVM (Universal Verification Methodology) is a standardized methodology for verify...
  • Use of Scripting languages in VLSI
    Very often we come across questions from VLSI engineers that "Which scripting language should a VLSI engineer should learn?". Well...
  • Understanding real, realtime and shortreal variables of SystemVerilog
    This post will help you to understand the difference between real, realtime and shortreal  data types of SystemVerilog and its usage. ...
  • Race condition in Verilog
    In Verilog certain type of assignments or expression are scheduled for execution at the same time and order of their execution is not guara...