Yes and No. Yes, there is a VHDL Analogue and Mixed Signal language (VHDL-AMS), based on VHDL 93, which allows modeling of both analogue and digital in the same language. However the idea of analogue synthesis is still in its early days, so currently you wouldn't normally be able to go on and synthesize an analogue model written in VHDL-AMS. There's a VHDL-AMS website at www.eda.org/vhdl-ams.
Subscribe to:
Post Comments (Atom)
-
This is in continuation of our previous post on Low Power Design Techniques , where we learned about different types of strategies used to... -
Formal Definition Simulation control tasks allow you to stop or quit simulation. Simplified Syntax $ stop [(n)] ; $finish [(n)] ; Descri...
-
This post will help you to understand the difference between real, realtime and shortreal data types of SystemVerilog and its usage. ...
-
From online payments and electronic banking transactions to organizing company documents and mission-critical supply chain management system...
-
Below code gives basic structure of a verilog module module M (P1, P2, P3, P4); input P1, P2; output [7:0] P3; inout P4; reg [7:0] R1, M1...
No comments:
Post a Comment
Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.