On the face of it, this is true. VHDL was designed to be and is a technology independent design language. However, there is less of a compliance issue between different simulators than there is for synthesis tools. Generally speaking, moving VHDL code from one simulator to another involves one or two minor changes to the VHDL. Two different synthesis tools may have broad agreement of what constitutes synthesizable code, but may interpret that code in different ways.
Subscribe to:
Post Comments (Atom)
-
Modports in SystemVerilog are used to restrict interface access within a interface. The keyword modport indicates that the directions are ... -
Q31: What is virtual sequencer and virtual sequence in UVM? A virtual sequencer is a sequencer that is not connected to a driver itsel...
-
Formal Definition The Value change dump (VCD) file contains information about any value changes on the selected variables. Simplified Synt...
-
Examining the four-bit binary count sequence, another predictive pattern can be seen. Notice that just before a bit toggles, all preceding b...
-
CRC Example Error detection is an important part of communication systems when there is a chance of data getting corrupted. Whether it’s ...
No comments:
Post a Comment
Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.