Because large parts of the language make no sense in a hardware context, synthesizable VHDL is a relatively small subset of VHDL. You must stick to this subset, and understand exactly how the synthesis tool you use interprets that code. For FPGA in particular you must also develop a good understanding of the structure of your chip, and know how your code must reflect the most efficient use of that structure. Fundamentally, never forget that you are designing a circuit, not writing a program. Forgetting this simply but important fact will only lead to pain later.
Subscribe to:
Post Comments (Atom)
-
Very often we come across questions from VLSI engineers that "Which scripting language should a VLSI engineer should learn?". Well... -
Up/down counter circuits are very useful devices. A common application is in machine motion control, where devices called rotary shaft encod...
-
Examining the four-bit binary count sequence, another predictive pattern can be seen. Notice that just before a bit toggles, all preceding b...
-
We can build a counter circuit with selectable between "up" and "down" count modes by having dual lines of AND gates det...
-
We as an ASIC Engineer are frequently using different simulators for our simulation activity. At present time we are frequently using models...
No comments:
Post a Comment
Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.